国际标准期刊号: 2277-1891

国际先进创新、思想和创意杂志

开放获取

我们集团组织了 3000 多个全球系列会议 每年在美国、欧洲和美国举办的活动亚洲得到 1000 多个科学协会的支持 并出版了 700+ 开放获取期刊包含超过50000名知名人士、知名科学家担任编委会成员。

开放获取期刊获得更多读者和引用
700 种期刊 15,000,000 名读者 每份期刊 获得 25,000 多名读者

抽象的

FPGA Based Implementation of FFT Processor Using Different Architectures

Debalina Ghosh, Depanwita Debnath and Amlan Chakrabarti

 The Fast Fourier Transform (FFT) is an efficient algorithm for computing the Discrete Fourier Transform (DFT) and requires less number of computations than that of direct evaluation of DFT. It has several applications in signal processing. Because of the complexity of the processing algorithm of FFT, recently various FFT algorithms have been proposed to meet real-time processing requirements and to reduce hardware complexity over the last decades. This is in two directions. One related to the algorithmic point of view and the other based on ASIC architecture. The last one was pushed by VLSI technology evolution. In this work, we present three different architectures of FFT processor to perform 1024 point FFT analysis. The designs have been simulated and its FPGA based implementation has been verified successfully using Xilinx ISE 11.1 tool using VHDL. There are also comparative studies among those architectures. The objective of this work was to get an area & time efficient architecture that could be used as a coprocessor with built in all resources necessary for an embedded DSP application.

免责声明: 此摘要通过人工智能工具翻译,尚未经过审核或验证。